

## Part II : Fault-tolerance

### Lecture I : DEFINITION OF FAULT TOLERANCE ①

So far we have only considered error models where data qubits are affected by errors.

But what if the error correction circuits themselves are also noisy?

This is the case in

②

current (and most likely)  
future quantum hardware.

How do we run long  
computations when all  
parts of the circuits are  
noisy?

Classical hardware is so  
reliable that we don't need  
to worry about this issue

Fault tolerant error  
correction

3



Like putting out a  
fire with a fire extinguisher  
that is also on fire!

# Definition of fault

(4)

## tolerance

Def : circuit noise  
error model

Given a circuit, break  
it up into locations,  
where a location is a  
gate ( 1 qubit, 2 qubit, maybe  
3 qubit ), a measurement,



5

a state preparation  
(generally  $|0\rangle$ ), or  
a storage/wait location.

Assume that classical  
computations 'of modest  
size' are perfect and  
instantaneous.


what this  
means depends  
on context

For a location  $\ell$  assume  
that with prob.  $1 - p_\ell$   
the location functions as intended.

And with probability  $p_e$  (6)  
the location  $e$  is replaced  
by an unknown quantum  
channel  $\mathcal{E}_e$ . We usually  
assume that  $\mathcal{E}_e$  maps  
qubits to qubits and that  
each error channel is  
independent. Commonly  
 $\mathcal{E}_e$  just depends on the  
type of location.



We often assume

o state prep  $|0\rangle$  —





depolarizing channel w/ prob p

o gate



o measurement



Sometimes we use different error probabilities for different types of location e.g. 2-qubit gates are usually more error-prone than 1-qubit gates.

This is by no means the most general error model!


↳ In a later lecture we will discuss extensions ↴

Fault - tolerance is  
a surprisingly slippery  
concept to define.

The basic idea is that  
we encode the qubits of  
the circuit in a quantum  
error-correcting code  
and we replace each  
physical location with

a corresponding logical 10  
location. We want  
the logical locations  
to not spread errors  
'too much'. We also  
periodically do error  
correction to prevent  
the build-up of errors.



This usually looks something like



physical circuit




QECC



logical circuit

bar denotes logical location



Defn: FT QEC

(12)

Let  $\mathcal{C}$  be an  $[[n, k, d]]$

stabilizer code. Let

$t = \lfloor \frac{d-1}{2} \rfloor$ . An error

correction protocol for  $\mathcal{C}$

is FT if:

① For an input codeword  $|x\rangle$

with error of weight  $s_1$ ,

if  $s_2$  faults occur during



the protocol w/  $s_1 + s_2 \leq t$  (13)

then perfectly decoding  
the output state gives  $|x\rangle$ .

(2) For  $s \leq t$  faults occurring

during the protocol for  
an arbitrary input state

the output state differs

from a codeword by an

error of weight  $\leq s$ .


① Ensures that correctable errors don't spread to uncorrectable errors during the course of the protocol.

To understand why ② is necessary let  $\frac{t}{n} < s < \frac{2t+1}{3}$

where  $n \in \mathbb{Z}^+$ , consider a QEC protocol where  $r$  input errors and  $s$  errors during the protocol result

in an output with at  $(15)$   
most  $r+s$  errors.  $(1)$  is satisfied.

Now suppose we apply the  
protocol  $j$  times



When  $j > n$  the input state

to EC will have  $ns > t$

errors! Failure after linear

number of steps.  $\ddot{\smile}$

(16)

But if ② also holds

Input  $|\bar{\psi}\rangle$

After EC output is  $E_1 |\bar{\psi}\rangle$

where  $\text{wt}(E_1) \leq s$

After 2nd EC output is

$E_2 |\bar{\psi}\rangle$ , where  $\text{wt}(E_2) \leq 2s$

But by ② output is also

$E_2' |\bar{\phi}\rangle$  where  $|\bar{\phi}\rangle$  is a codeword and  $\text{wt}(E_2') \leq s$

$E_2' |\bar{\phi}\rangle = E_2 |\bar{\psi}\rangle$

$$|\bar{\phi}\rangle = E_2'^{\dagger} E_2 |\bar{\psi}\rangle$$

$$\text{wt}(E_2'^{\dagger} E_2) \leq 3s$$

as  $\text{wt}(E_2) \leq 2s$  &  $\text{wt}(E_2') \leq s$


By assumption  $3s < \underbrace{2t+1}$

$d$   
code dist.

$$\Rightarrow |\bar{\psi}\rangle = |\bar{\phi}\rangle$$

$$\text{wt}(E_2) = \text{wt}(E_2') \leq s$$

ie



We can write similar 18  
defns for all location  
types e.g. for a logical  
gate if the input has  
 $s_1$  errors &  $s_2$  errors  
occur during the gate  
where  $s_1 + s_2 \leq t$  then  
ideally decoding the output  
gives the same thing as  
ideally decoding the input

after applying the gate  
with no errors.

19

Upshot : to construct a  
FT circuit we need to  
construct

- ① FT error correction
  - ② FT state prep
  - ③ FT measurement
  - ④ FT gates
- Lecture 2
- Lecture 3+4

Aside : the defn

(20)

of fault-tolerance we  
just discussed is perhaps  
too stringent e.g. surface  
code error correction fails  
to satisfy this defn.

However it is the right  
defn for proving threshold  
thm w/ concatenated codes,



as we will see in (21)

## Lecture 5.

Post script

For an 'operational' defn of  
fault tolerance see

[arXiv.org/abs/1610.03507](https://arxiv.org/abs/1610.03507)

For a discussion of the  
defn of fault tolerance see

<https://youtu.be/FMXFNClaf3k>