Fault-tolerance Part I Lecture I: DEFINITION OF

FAULT TUERANCE (1) only So far we have models considered error where data qubits are affected by errors. But what if the error correction circuits themselves are also noisy?

2 This is the Case in current (and most likely) future quantum hardware. How do we run long computations when all parts of the circuits are noisy Classical hardware is so reliable that we don't need to worry about this issue

correction



Like putting out a tire with a fire extinguisher that is also on fire!

4

tolerance

Det: circuit noise error model

Given a circuit, break
it up into locations,
where a location is a
gate (1 qubit, 2 qubit, maybe
3 qubit), a measurement,

a state preparation (5) (generally 10) a storage/wait location Assume that classical computations of modest size are perfect and what this neans depends on context istantaneous. For a location assume that with prob. the location functions as intended.

And with probability pe 6 the location e is replaced by an unknown quantum channel Ee. We usually assume that Ee mops qubits to qubits and that each error channel is independant. Commonly Ee just depends on the type of location.

We often assume depolarizing channel w/ prob p ostate prep o gale 1 N - (E(p)) o measurement

8 Some times we use probabilities different error types of for different 2 - qubit location e-g. gates are usually more error-prove than 7-qubit gates. This is by no means the most general error model! In a later lecture we will discuss extensions J

9 Fault - tolerance is a surprisingly shippery concept to define. The basic idea is that we encode the qubits of the circuit in a quantum error-correcting code and we replace each physical location with

a corresponding logical (10) location. We want the logical locations to not spread errors 'too much'. We also periodically do error correction to prevent the build-up of errors

This usually looks Something like - [u] physical 1 circuit QECC (基) logical circuit bar denotes logical location

Detn: FT QEC

12

Let C be an [In, k, d]] stabilizer code c let $t = \lfloor \frac{d-1}{2} \rfloor$. An error correction protocol for E is FT is:

1) For an input codeword 14)
with error of weight Si
if Sz faults occur during

the protocol w/ sitsz & t 3 then perfectly decoding the output state gives 14) 2) For SSt familis ocurring during the protocol for an orbitrary input state the ontput state differs from a codeward by an error of weight < 5.

1 Ensures that correctable errors don't spread to un correctable errors during the course of the protocol. To understand why (2) is necessary let t < s (2t+1) where n & Zt, e consider a QEC protocol where r input errors and s errors during the protocol result

in an output with at (15) most rts errors. Dissatistied. Now suppose we apply the protocol j times $\frac{15}{(45)}$ $\frac{15}{(45)}$ $\frac{15}{(45)}$ $\frac{15}{(45)}$ $\frac{35}{(45)}$ $\frac{35}{(45)}$ $\frac{15}{(45)}$ $\frac{35}{(45)}$ $\frac{35}{(45)}$ $\frac{15}{(45)}$ $\frac{35}{(45)}$ $\frac{35}{(45)}$ to Ec will have ns 7 t errors! Failure after linear number of steps.

16 But if @ also holds Input 17) After EC output is E, 1+> where wt (E1) < 5 After 2nd EC output is E2/4), where wt (E2) < 2s But by 2 output is also $E_2'|\phi\rangle$ where $|\phi\rangle$ is a codeword and $w+(E_2')\langle s\rangle$ $E_{2}^{1}|\phi\rangle = E_{2}|\psi\rangle$

wh
$$(E_1^{l+}E_2) \leq 35$$

as wh $(E_1) \leq 25$ a wh $(E_2^{l}) \leq 5$
By assumption $35 \leq 2t+1$

 $(\bar{\phi}) = E_2^{\prime} + E_2 | + \rangle$

(17)

$$= \frac{1}{4} = \frac{1}{6}$$

$$= \frac{1}{4} = \frac{1}{6} = \frac{1}{6}$$

$$= \frac{1}{4} = \frac{1}{6} =$$

We can write similar (18) defus for all location types e-g tar a logical if the input has s, errors a si errors occur during the gate where 5,+52 < t then ideally decoding the output gives the same thing as ideally decoding the input

(19) after applying the gate with no errors Upshot: to construct a FT circuit we need to construct 1) FT error correction) 2) FT state prep { Lecture

(3) FT measurement / (4) FT gates Lecture 3+4

26) Aside: the defin of fault-tolerance we just viscussed is perhaps too Stringent e.g. Surface code error correction fails to satisfy this defu. However it is the right defn for proving threshold thm w/ concatenated codes,

as we will see in (21) Lecture 5.

Post script

For an operational defin of tant tolerance see arxiv.org/abs/1610.03507

For a discussion of the defin of feult tolerance see

https://youtu.be/FMXFNClaF3k